

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **62006525 A**

(43) Date of publication of application: **13.01.87**

(51) Int. Cl

**H03K 7/08**

**H02M 3/00**

**H03F 3/217**

(21) Application number: **60145075**

(22) Date of filing: **02.07.85**

(71) Applicant: **PIONEER ELECTRONIC CORP**

(72) Inventor: **WATANABE YOSHIHIKO  
NAGASHITA TSUNEYOSHI  
NIINUMA SUSUMU  
NOMURA ISAMU  
KOBAYASHI KIMITO  
NAMIKI AKIO**

(54) PWM DRIVE CIRCUIT

based on the Q, Q outputs of the D-FF12.

(57) Abstract:

COPYRIGHT: (C)1987,JPO&Japio

**PURPOSE:** To prevent surely simultaneous-on of transistors (TRs) of a power drive stage by discriminating the polarity of a drive signal with respect to a signal reference level and adopting the constitution that only the drive pulse corresponding to the drive direction is fed to the power drive stage based on the result of discrimination.

**CONSTITUTION:** A drive signal is a non-inverting input to a comparator COMP<sub>5</sub> via a resistor R<sub>15</sub>. The comparator COMP<sub>5</sub> constitutes a polarity discriminating means discriminating the polarity of the drive signal with respect to the signal reference level by using a voltage 1/2Vref as an inverting input. The discrimination output of the comparator COMP<sub>5</sub> is a data (D) input of the D-FF12. The D-FF12 used a Q output of an RS-FF4 in a triangle wave generating circuit 8 as a trigger (T) input and the Q, Q outputs are inputs to AND gates 13, 14. The AND gates 13, 14 are outputs of a AND gate 10 and a NOR gate 11, that is, the 1st and 2nd pulse signals as the other input and a gate means outputting either of the 1st and 2nd pulse signals is constituted

